Review Question for 4 <sup>th</sup> class 2018/2019	Advanced Digital Elec	ctronics Computer engineering technic	ques				
		ر الثاني : lect.3 & lect 4	المحور				
<ol> <li>The core building block in a modern FPGA from Xilinx is called a</li> <li>a) Logic cell (LC)</li> <li>b) Logic element (LE)</li> </ol>							
c) Logic block (LB)	d)	Logic gate					
<ol> <li>In Xilinx, a logic cell (LC a) 2-input LUT and multi</li> </ol>	· · · · · · · · · · · · · · · · · · ·						
c) Gates only	d)	Registers only					
<ul><li>3. The equivalent core build a) Logic cell (LC)</li></ul>	-	GA from Altera is called a Logic element (LE)					
c) Logic block (LB)	d)	Logic gate					
<ul> <li>4. A Xilinx slice contains</li> <li>a) <u>Two logic cells</u></li> <li>c) Four logic cells</li> </ul>	 b) d)	Six logic cells Three logic cells					
<ol> <li>A Configurable logic blo</li> <li>a) Four slices</li> </ol>	ck (CLB) in Xilinx b)	contains Six slices					
c) Ten slices	d)	Eight slices					
6. The LUTs within a single Configurable logic block (CLB) to be configured together to implement a shift register containing up to							
a) 64 bits	• •	256 bits					
c) <u>128 bits</u>	d)	None of the above					
<ul><li>7. FPGAs include relatively</li><li>a) e-RAM</li></ul>	v large chunks of en b)	nbedded RAM called block RAM					
c) <u>A and B</u>	d)	None of the above					
8. Embedded RAM blocks can be used for a variety of purposes such as implementing							
a) Sigle- or dual- port RA	M b)	First-in first-out (FIFO) functions					
c) State machines	d)	All of the above					
9. The main clock signal branches again and again in							
a) <u>Clock tree</u>	b)	Clock manager					
c) Clock pin	d)	Clock signal					


Review Question for 4 <sup>th</sup> class 2018/2019	Advanced Digital Elec	tronics	Computer engineering techniques				
10generates a number of daughter clocks.							
a) Clock tree	b)	Clock manag	<u>ger</u>				
c) Clock pin	d)	Clock signal					
11. Clock managers may also	o support						
a) Phase shift	b)	Jitter remova	1				
c) Frequency synthesis	d)	All of the abo	<u>ove</u>				
12. The operation when the clock manager is used to generate daughter clocks with frequencies that are derived by multiplying or dividing the original signal is called							
a a) Phase shifting	b)	Jitter remova	1				
c) Frequency synthesis	d)	None of the a	above				
<ul> <li>13. The operation when the clock manager is used to generate daughter clocks that are phase shifted with respect to each other is called a</li> <li>a) <u>Phase shifting</u></li> <li>b) Jitter removal</li> </ul>							
c) Frequency synthesis	d)	None of the a	above				
14 contains the information that will be uploaded into the FPGA in order to program it to perform a specific function							
a) Block file		Erasing file	<u>C'1</u>				
c) Injection file	d)	Configuration	<u>n file</u>				
15. Bits that are used to define the state of programmable logic elements directly are called							
a) Block data	b)	Configuratio	<mark>n data</mark>				
c) Injection data	d)	Erasing data					
16. Instructions that tell the device what to do with the configuration data are called							
a) Block commands	b)	Injection con	nmands				
c) Configuration commar	<u>ıds</u> d)	Erasing com	mands				
17declaration contains a list of all libraries to be used in the design. For example: ieee, std, work, etc.							
a) <u>library</u>	b)	architecture					
c) entity	d)	package					
18. Entity section in VHDL program, specifies							
a) How circuit behaves		I/O pins of th	ne circuits				

Review Question for 4 <sup>th</sup> class 2018/2019	Advanced Digital Elec	ctronics	Computer engineering techniques			
c) List of libraries	d)	All of the a	above			
<ul><li>19section in VHDL</li><li>the circuit should behav</li><li>a) library</li></ul>			ode proper, which describes how e			
c) entity	d)	package				
<ul><li>20. the ieee library contains several packages, including</li><li>a) Std_logic_1164</li><li>b) Std_logic_signed</li></ul>						
c) Std_logic_arith	d)	All of the a	above			
<pre>Q2: draw the equivalent logic circuit for the VHDL code shown below 1). entity log_cct is port ( a,b,c,d,e,:in bit;_y : out bit); end log_cct; architecture fin_logic of log_cct is signal s1,s2,s3,s4: bit; begin s1 &lt;= a or b; s2 &lt;= b nand c; s3 &lt;= d and e; s4 &lt;= s1 xor s2; y &lt;= s4 nor (not s3); end fin_logic; Sol:</pre>						
$a \xrightarrow{s1} \qquad s1 \xrightarrow{s4} \qquad g2 \xrightarrow{s2} \qquad g2 \xrightarrow{s3} \xrightarrow{s3}$						


```
Review Question for 4<sup>th</sup> class
                      Advanced Digital Electronics
                                                    Computer engineering techniques
2018/2019
2).
entity exam is
port ( a,b,c: IN bit; d: OUT bit);
end exam;
ARCHITECTURE behavior OF exam IS
signal x1,x2:bit;
begin
x1 \le a and b;
x^2 <= x^1 or not c;
d \le a \text{ nand } x2;
end behavior;
Sol:
 а
             X1
3).
 entity mix logic is
port (in1,in2,in3,in4,in5 : in bit;
                    final : out bit);
 end mix logic;
 architecture sec logic of mix logic is
 signal w1,w2,w3 : bit;
begin
w1 <= in1 and in2;
w2 <= in3 or in4;
w3 \le in4 and (not in5);
 final <= w1 or w2 or w3;</pre>
end sec logic;
```

Sol:

Review Question for 4<sup>th</sup> class 2018/2019



Sol:



Sol:

Advanced Digital Electronics

