

Lecture Three / Logic Gats

1. Set of Gats AND, OR, NOT, XOR, NOR, NAND.
2. The Half-Adder Circuit.
3. The Full-Adder Circuit.
4. The Half-Subtractor Circuit.
5. The Full-Subtractor Circuit.


1. Basic Revision of Logic Gates

In the following chapter, we assume a two input logic gate with inputs **A** and **B**.

1.1 Simple Gates


i. AND Gate

The symbol and truth table for an **AND** gate is shown below:



<i>A</i>	<i>B</i>	<i>A.B</i>
0	0	0
0	1	0
1	0	0
1	1	1

The Timing Diagram for an **AND** gate is shown below:




Summary: If inputs **A AND B** are high then the output is high

Abbreviations: often a '.' (dot) is used to signify the **AND** operator when writing Boolean equations.


ii. OR Gate (Sometimes referred to as an Inclusive OR)

The symbol and truth table for an **OR** gate is shown below:



A	B	$A+B$
0	0	0
0	1	1
1	0	1
1	1	1

The Timing Diagram for an **AND** gate is shown below:




Summary: If inputs **A OR B** are high (or both) then the output is high.

Abbreviations: often a '+' is used to signify the **OR** operator when writing Boolean equations.

iii. NOT Gate

The symbol and truth table for an **NOT** gate is shown below:



A	\bar{A}
0	1
1	0


Summary: Output is **NOT** what the input is. They are also called 'inverters'.

Abbreviations: Many sometimes a line above the thing that is being notted, sometimes a dash '-' and sometimes an '!' exclamation mark.


1.2 Complex Gates

i. NAND Gate


Made by combining an **AND** gate and a **NOT** gate. The equivalent circuit is:



The symbol and truth table for an **NAND** gate is shown below:




The Timing Diagram for an **NAND** gate is shown below:




ii. NOR Gate

Made by combining an **OR** gate and a **NOT** gate. The equivalent circuit is:




The symbol and truth table for an **NOR** gate is shown below:




A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

The Timing Diagram for an **NOR** gate is shown below:




iii. XOR Gate (Exclusive OR)

This gate gives a high output when A OR B are high, but not both. The equivalent circuit is:



The symbol for a **XOR** gate is:




A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Summary: $A \oplus B = A.\bar{B} + \bar{A}.B$


Abbreviations: XOR gates are represented with a \oplus symbol.

The Timing Diagram for an **XOR** gate is shown below:



2. The Half-Adder Circuit: The basic digital arithmetic circuit is the addition of two binary digits. Input variables of a Half-Adder call augends & addend bits. The output variables the sum & carry. The symbol and truth table for an Half-Adder gate is shown below:

❖ **Logic diagram for half adder:**



❖ **Truth table for half adder:**

A	B	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

❖ **Half- Adder questions:** The Boolean functions for the two outputs can be obtained directly from the truth table as:


$$S = \bar{A}B + A\bar{B}$$

$$S = A \oplus B$$


$$C = A * B$$

3. The Full-Adder Circuit: A full-adder is a combinational circuit that forms the arithmetic sum of three input bits. It consists of three inputs & two outputs. The symbol and truth table for an Full-Adder gate is shown below:

❖ **Logic circuit for full adder (Logic Diagram):**



❖ **The block diagram for full-adder:**



❖ Truth table for full adder:

Inputs			Out puts	
A	B	C _{in}	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

❖ Full-Adder questions: The Boolean functions for the two outputs can be obtained directly from the truth table as:

$$S = \overline{A}B\overline{C_{in}} + \overline{A}B C_{in} + A\overline{B}\overline{C_{in}} + ABC_{in}$$

$$S = A \oplus B \oplus C_{in}$$

$$S = (A \oplus B) \oplus C_{in}$$


$$C = AB + A\overline{B}C_{in} + \overline{A}BC_{in}$$

$$C = AB + C_{in}(A\overline{B} + \overline{A}B)$$

$$C = AB + C_{in}(A \oplus B)$$

4. The Half-Subtractor Circuit: A half subtractor is an arithmetic circuit that subtracts two bits and produces their difference. The block diagram of half subtractor is shown. The circuit has two inputs minuend (A) and subtrahend (B) and two output bits, one is the difference bit (D) and the other is the borrow bit (B).

❖ **Logic circuit for Half-Subtractor:**



❖ **Truth table for Half-Subtractor:**

INPUTS		OUTPUTS	
A	B	B	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0


❖ **Half-Subtractor questions:**

$$D = (\bar{A}B + \bar{B}A) = A \oplus B$$


$$B = \bar{A}B$$

5. The Full-Subtractor Circuit: A full subtractor is a combinational circuit that performs a subtraction between two bits, taking into account that a 1 may have been borrowed by a lower significant bit. The block diagram of full subtractor is shown. The circuit has three inputs and two outputs.

❖ **Logic circuit for Full-Subtractor:**



❖ **The block diagram for Full-Subtractor:**



❖ Truth table for Full-Subtractor:

INPUTS			OUTPUTS	
A	B	B _{in}	B	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

❖ Full-Subtractor questions:

$$D = \overline{A}B\overline{B_{in}} + \overline{A}B\overline{B_{in}} + \overline{A}B\overline{B_{in}} + \overline{A}B\overline{B_{in}}$$

$$D = A \oplus B \oplus B_{in}$$

$$B = \overline{A}B + \overline{A}B_{in} + BB_{in}$$